

## Refine Search

### Search Results -

Terms	Documents
L12 same L3	7

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:

L13

Refine Search

Recall Text

Clear

Interrupt

### Search History

DATE: Friday, November 26, 2004    [Printable Copy](#)    [Create Case](#)

<u>Set Name</u> side by side	<u>Query</u>	<u>Hit Count</u>	<u>Set Name</u> result set
<i>DB=USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L13</u>	L12 same l3	7	<u>L13</u>
<u>L12</u>	L11 same l5	75	<u>L12</u>
<u>L11</u>	L10 same l1	75	<u>L11</u>
<u>L10</u>	super adj1 voltage	178	<u>L10</u>
<u>L9</u>	supper adj1 voltage	0	<u>L9</u>
<u>L8</u>	L7 same l1	36	<u>L8</u>
<u>L7</u>	L6 same l2	18786	<u>L7</u>
<u>L6</u>	L5 near3 l3	148503	<u>L6</u>
<u>L5</u>	voltage or potential	2371305	<u>L5</u>
<u>L4</u>	reference adj2 (voltage or potential)	189211	<u>L4</u>
<u>L3</u>	compar\$	2623159	<u>L3</u>
<u>L2</u>	control near3 circuit	816999	<u>L2</u>
<u>L1</u>	test adj1 mode	18531	<u>L1</u>

END OF SEARCH HISTORY

**This Page Blank (uspto)**

[First Hit](#)      [Previous Doc](#)      [Next Doc](#)      [Go to Doc#](#)**End of Result Set**

Generate Collection

Print

L13: Entry 7 of 7

File: DWPI

May 6, 1997

DERWENT-ACC-NO: 1997-271451

DERWENT-WEEK: 199724

COPYRIGHT 2004 DERWENT INFORMATION LTD

TITLE: Super voltage detection circuit for IC test mode selection during burn-in - has FET operating as comparator receiving super voltage selectively at source which is also coupled to reference, with drain coupled to ground via resistance and indicating presence of super voltage at input

Standard Title Terms (1):

SUPER VOLTAGE DETECT CIRCUIT IC TEST MODE SELECT BURN FET OPERATE COMPARATOR  
RECEIVE SUPER VOLTAGE SELECT SOURCE COUPLE REFERENCE DRAIN COUPLE GROUND RESISTANCE  
INDICATE PRESENCE SUPER VOLTAGE INPUT

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L8: Entry 8 of 36

File: USPT

Nov 11, 2003

DOCUMENT-IDENTIFIER: US 6646936 B2

**\*\* See image for Certificate of Correction \*\***

TITLE: Semiconductor memory device shiftable to test mode in module as well as semiconductor memory module using the same


Brief Summary Text (15):

For shifting DRAMs 631-648 to the test mode, test mode circuit 700 receives control signals CSA, CSB and CSC of H level, and also receives signal SVIH formed of a voltage level higher than the voltage level in a normal operating range. Thereby, N-channel MOS transistor 705 is turned on, and the differential circuit formed of P-channel MOS transistors 701 and 703 as well as N-channel MOS transistors 702 and 704 compares the voltage level of signal SVIH with the voltage level of reference voltage VDD, and sends the signal of L level from node 709 to inverter 711. Inverter 711 inverts this signal of L level, and outputs the signal of H level to AND gate 712. AND gate 712 performs a logical AND on the signal of H level sent from inverter 711 as well as control signals CSA and CSB of H level, and generates test mode signal TM of H level.

Detailed Description Text (179):

Differential comparing circuit 600 compares the voltage level of signal SVIH with the voltage level of reference voltage VDD, and outputs a signal of L level to inverter 611. Inverter 611 inverts the signal of L level to output a signal of H level to AND gate 612. AND gate 612 performs a logical AND on the signal of H level sent from inverter 611 and select signals SEL2 and SEL3 of H level which are externally supplied, and outputs test mode signal TM of H level to test content designating circuit 288 and control circuit 391.

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)



(10) **Patent No.:** US 6,646,936 B2  
(45) **Date of Patent:** Nov. 11, 2003

- (56)
- References Cited**

- U.S. PATENT DOCUMENTS

- |              |      |         |                       |         |
|--------------|------|---------|-----------------------|---------|
| 5,383,156    | A *  | 1/1995  | Komatsu .....         | 365/200 |
| 5,917,765    | A *  | 6/1999  | Morishita et al. .... | 365/201 |
| 2001/0054164 | A1 * | 12/2001 | Tanizaki et al. ....  | 714/718 |

- \* cited by examiner

- Primary Examiner*—Thong Le

- (74) *Attorney, Agent, or Firm*—McDermott, Will & Emery

- (57) **ABSTRACT**

- A DRAM includes a test mode circuit. Test mode circuit generates respective test mode signals of an L level and an H level by detecting first and second power supply voltages in response to first and second test mode shift signals, respectively. A control circuit controls peripheral circuits to input and output data for executing a special test to and from a plurality of memory cells in response to receiving of the test mode signals of an L level and an H level. Consequently, a semiconductor memory device can enter the test mode in a module.

- 20 Claims, 31 Drawing Sheets**

- Aug. 8, 2001 (JP) ..... 2001-240686

- (51) **Int. Cl.<sup>7</sup>** ..... **G11C 7/00**

- (52) U.S. Cl. .... 365/201





FIG. 31





US006550038B2

(12) **United States Patent**  
Shirata

(10) Patent No.: **US 6,550,038 B2**  
(45) Date of Patent: **Apr. 15, 2003**

(54) **SEMICONDUCTOR INTEGRATED CIRCUITRY**

(75) Inventor: Shuulchl Shrata, Tokyo (JP)

(73) Assignee: **Mitsubishi Denki Kabushiki Kaisha**,  
Tokyo (JP)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 36 days.

(21) Appl. No.: 09/814,868

(22) Filed: **Mar. 23, 2001**

(65) **Prior Publication Data**

US 2002/0046388 A1 Apr. 18, 2002

(30) **Foreign Application Priority Data**

Oct. 17, 2000 (JP) ..... 2000-316684

(51) Int. Cl.<sup>7</sup> ..... **G05F 1/56**

(52) U.S. Cl. .... 716/4; 365/227; 324/537;  
714/733

(58) Field of Search ..... 716/4; 324/537,  
324/763, 765, 713, 771; 365/226, 227;  
714/30, 733, 734, 724

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

4,833,341 A \* 5/1989 Watanabe et al. .... 323/311  
6,072,742 A \* 6/2000 Ooishi ..... 365/189.07  
6,297,624 B1 \* 10/2001 Mitsui et al. .... 323/314

**FOREIGN PATENT DOCUMENTS**

JP	62-232155	10/1987
JP	04-274504	9/1992
JP	10-303371	11/1998

\* cited by examiner

*Primary Examiner*—Tuan T. Lam


*Assistant Examiner*—Linh Nguyen

(74) *Attorney, Agent, or Firm*—Burns, Doane, Swecker & Mathis, LLP

(57) **ABSTRACT**

Semiconductor integrated circuitry comprises an I/O circuit for activating an input/output of an internal circuit in response to an external power supply voltage applied thereto, a reference voltage generation circuit for decreasing the external power supply voltage so as to generate a constant reference voltage, a voltage drop circuit for controlling the external power supply voltage so as to decrease it such that it is equal to an input voltage applied thereto, and for supplying the decreased external power supply voltage to the internal circuit, and a mode determination control circuit to which a power supply voltage for test is supplied from a power supply for test that is connected to a power supply terminal for test in test mode, for comparing the power supply voltage for test with a threshold voltage so as to determine whether the semiconductor integrated circuitry is placed in either normal operation mode or the test mode, and for supplying either the reference voltage or the power supply voltage for test to the voltage drop circuit as the input voltage according to the mode determination result.

**6 Claims, 7 Drawing Sheets**



[First Hit](#) [Fwd Refs](#)[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)

Generate Collection

Print

L8: Entry 10 of 36

File: USPT

Apr 15, 2003

DOCUMENT-IDENTIFIER: US 6550038 B2

TITLE: Semiconductor integrated circuitry

Abstract Text (1):

Semiconductor integrated circuitry comprises an I/O circuit for activating an input/output of an internal circuit in response to an external power supply voltage applied thereto, a reference voltage generation circuit for decreasing the external power supply voltage so as to generate a constant reference voltage, a voltage drop circuit for controlling the external power supply voltage so as to decrease it such that it is equal to an input voltage applied thereto, and for supplying the decreased external power supply voltage to the internal circuit, and a mode determination control circuit to which a power supply voltage for test is supplied from a power supply for test that is connected to a power supply terminal for test in test mode, for comparing the power supply voltage for test with a threshold voltage so as to determine whether the semiconductor integrated circuitry is placed in either normal operation mode or the test mode, and for supplying either the reference voltage or the power supply voltage for test to the voltage drop circuit as the input voltage according to the mode determination result.

Brief Summary Text (12):

In accordance with the present invention, there is provided semiconductor integrated circuitry comprising: an internal circuit that is an semiconductor integrated circuit; an I/O circuit for activating an input/output of the internal circuit in response to an external power supply voltage applied thereto; a reference voltage generation circuit for decreasing the external power supply voltage so as to generate a constant reference voltage; a voltage drop circuit for controlling the external power supply voltage so as to decrease it such that it is equal to an input voltage applied thereto, and for supplying the decreased external power supply voltage to the internal circuit; and a mode determination control circuit to which a power supply voltage for test is supplied from a power supply for test that is connected to a power supply terminal for test in test mode, for comparing the power supply voltage for test with a threshold voltage so as to determine whether the semiconductor integrated circuitry is placed in either normal operation mode or the test mode, and for supplying either the reference voltage or the power supply voltage for test to the voltage drop circuit as the input voltage according to the mode determination result.

## CLAIMS:

1. Semiconductor integrated circuitry comprising: an internal circuit that is an semiconductor integrated circuit; an I/O circuit for activating an input/output of said internal circuit in response to an external power supply voltage applied thereto; a reference voltage generation circuit for decreasing said external power supply voltage so as to generate a constant reference voltage; a voltage drop circuit for controlling said external power supply voltage so as to decrease it such that it is equal to an input voltage applied thereto, and for supplying the decreased external power supply voltage to said internal circuit; and a mode determination control circuit to which a power supply voltage for test is supplied from a power supply for test that is connected to a power supply terminal for test in test mode, for comparing the power supply voltage for test with a threshold



voltage so as to determine whether said semiconductor integrated circuitry is placed in either normal operation mode or the test mode, and for supplying either the reference voltage or the power supply voltage for test to said voltage drop circuit as the input voltage according to the mode determination result.

[Previous Doc](#)[Next Doc](#)[Go to Doc#](#)



## Casper et al.

[45] **Date of Patent:** May 6, 1997

## [57]

## ABSTRACT

[56] **References Cited**

## U.S. PATENT DOCUMENTS

4,658,156	4/1987	Hashimoto .....	327/77
5,083,045	1/1992	Yim et al. ....	327/80
5,118,968	6/1992	Douglas et al. ....	327/81
5,170,077	12/1992	Schreck et al. ....	327/80
5,278,458	1/1994	Holland et al. ....	327/77
5,278,460	1/1994	Casper .....	307/296.5

## OTHER PUBLICATIONS

Prior Circuit used by Micron Technology, Inc. no date.

*Primary Examiner—Toan Tran*

Attorney, Agent, or Firm—Angus C. Fox, III

**23 Claims, 1 Drawing Sheet**

This invention is a super voltage detection circuit that functions independent of power supply voltage. The circuit employs a reference node that is coupled to  $V_{CC}$  through a current-limiting device. The node is also coupled to ground via a plurality of series-coupled N-channel diodes. The current-sinking capability of the series-coupled diode path is greater than the current passing capability of the current-limiting device. Thus, a reference voltage is established at the node. The reference voltage is applied to the gate of a P-channel field-effect transistor which acts as a comparator device. The source region of the comparator device is coupled to an input terminal through a plurality of series coupled N-channel diodes. A super voltage may be selectively applied to the terminal. The source of the comparator device is also coupled to the reference node through an N-channel diode, which assures that the comparator transistor is always at a voltage lower than the gate when no super voltage is applied to the input terminal. The drain region of the comparator device is coupled to ground through a device which functions as a resistor. The voltage step-down between the input terminal and the source is set so that when a super voltage is applied to the terminal, the potential on the source rises above the gate voltage, thus initiating current flow through the comparator device. Therefore, the potential at the drain is indicative of the presence of a super voltage at the input terminal.

